

(19)



Europäisches Patentamt

European Patent Office

Office européen des brevets



(11)

EP 0 821 408 A2

9/9

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication:

28.01.1998 Bulletin 1998/05

(51) Int Cl.⁶: H01L 21/60

(21) Application number: 97305608.8

(22) Date of filing: 25.07.1997

(84) Designated Contracting States:

AT BE CH DE DK ES FI FR GB GR IE IT LI LU MC
NL PT SE

Designated Extension States:

AL LT LV RO SI

(72) Inventor: Yamamoto, Seiichi

Kashihara-shi, Nara (JP)

(74) Representative: Brown, Kenneth Richard et al

R.G.C. Jenkins & Co.

26 Caxton Street

London SW1H 0RJ (GB)

(30) Priority: 25.07.1996 JP 196479/96

(71) Applicant: SHARP KABUSHIKI KAISHA


Osaka-shi, Osaka-fu 545 (JP)

(54) **A structure of mounting a semiconductor element onto a substrate and a mounting method thereof**

(57) A semiconductor element/substrate mounting structure is formed by a first step of covering a resin film over the substrate together with a conductive portion; a second step of pressing and heating so that bumps pen-

etrate through the resin film to come into contact with the conductive portion; and a third step of pressing and heating so that the bumps and the conductive portion become alloyed between the semiconductor element and the substrate.

FIG. 4A



EP 0 821 408 A2

FP04-0250
-COEP-HP

FIG. 4B




FIG. 4C





FIG. 4D



Description

BACKGROUND OF THE INVENTION

(1) Field of the Invention

The present invention relates to a structure of mounting a semiconductor element onto a substrate and a mounting method thereof, and in particular relates to a structure of mounting a semiconductor element onto a substrate and a mounting method thereof wherein a semiconductor element (chip) having bumps is mounted to a conductive portion of a flexible substrate or the like.

(2) Description of the Prior Art

Referring to Figs. 1A-1D, the prior art will be described. Figs. 1A through 1D show procedural diagrams showing a mounting method of a semiconductor element of a conventional example.

Consider a case as shown in Fig. 1A where a semiconductor chip 103 having bumps 102 consisting of gold is mounted to a flexible substrate 101 having a conductor pattern 100 as the conductive portion. Here, the surface of conductor pattern 100 is plated with tin. As to the number of the bumps, which corresponds to the number of terminals if the semiconductor chip is used as an IC, the chip has tens to hundreds of bumps, in general.

First, as shown in Fig. 1B, the substrate and the chip are placed so that bumps 102 contact conductor pattern 100, and then they are heated and pressed to each other. This process is performed at a temperature of 280°C to 600°C, and each bump is about 100 μm square and is pressed with a load of 10 to 60 gf. As a result, bumps 102 and the tin plated on the surface of the conductor pattern, form an alloy layer 104 consisting of gold and tin, whereby semiconductor chip 103 is fixed and electrically connected to flexible substrate 101.

Next, as shown in Fig. 1C, fluid resin 105 is applied between semiconductor chip 103 and flexible substrate 101 and also fills up the chip side, finally producing a mounted structure of the semiconductor chip as shown in Fig. 1D.

Fig. 2 is a sectional view showing a mounting structure of a semiconductor element in accordance with another conventional example. Components having the same functions are allotted with the same reference numerals as those in Figs. 1A-1D. In this example, an anisotropic conductive film 107 with conductive particles 106 dispersed therein is applied onto the surface of a flexible substrate 101 with a conductor pattern 100 formed thereon. A semiconductor chip 103 having bumps 102 is pressed over this anisotropic conductive film 107 while being heated. Bumps 102 and conductor pattern 100 on flexible substrate 101 are electrically connected by conductive particles 106 within anisotropic conductive film 107. Semiconductor chip 103 and flex-

ible substrate 101 are bonded by anisotropic conductive film 107 cured by heat.

The applied pressure in this case is similar to that in the case of Figs. 1A-1D while the temperature causing formation of an alloy layer as in Figs. 1A-1D is not needed but it is only necessary to cure anisotropic conductive film 107; this means that the temperature is set at about 200°C.

In the conventional example shown in Figs. 1A-1D, electrical tests, etc., are implemented for the finished product as shown in Fig. 1D. That is, the product is examined after alloy layer 104 has been formed between bumps 102 and conductor pattern 100 of flexible substrate 101, and resin 105 as filler has been applied. In this case, however, semiconductor chip 103 has already been fixed firmly to flexible substrate 101 by alloy layer 104.

Accordingly, if, from the electrical tests etc., semiconductor chip 103 turns out to be defective after the completion of the product, it is necessary to peel off conductor pattern 100 of flexible substrate 101 in order to remove the defective semiconductor chip 103. This means that flexible substrate 101 can not be reused, resulting in waste.

Further, in the heating step shown in Fig. 1B where alloy layer 104 is formed, tin on the surface of conductor pattern 100 of flexible substrate 101 tends to gather toward bumps 102. As a result, there are cases where alloy layer 104 largely spreads further out from the joint area between a bump 102 of semiconductor chip 103 and conductor pattern 100. The thus formed alloy layer 104 directly comes in contact with other neighboring bumps or other conductor patterns, causing edge leakage.

Further, since this substrate is a flexible one, if substrate 101 becomes bent at a portion A encircled in Fig. 3, the overrun alloy layer 104 is liable to contact the end face of semiconductor chip 103.

In the mounting structure and mounting method shown in Fig. 2, anisotropic conductive film 107 was used. However, conductive particles 106 can not always be dispersed uniformly within the film, conductive particles 106 may exist in relatively large densities at some places. These sites with a high particle density could cause damage to a circuit to be a joint area to semiconductor chip 103.

Further, conductive particles 106 should ideally function as electrical communication between bumps 102 and flexible substrate 101, but nonuniformity of conductive particles 106 heightens the connection resistance, or causes unreliable connection, in the worst case, causing disconnection.

SUMMARY OF THE INVENTION

It is therefore an object of the present invention to provide a mounting structure of a semiconductor element and a production method thereof wherein if a sem-

iconductor chip turns out to be defective after the completion of the product. It is possible to replace the defective chip so as to reuse the substrate and it is further possible to establish a reliable conduction without causing any edge leak problem, which occurred conventionally.

The present invention has been achieved to attain the above object, and the gist of the invention is as follows:

In accordance with the first aspect of the invention, a semiconductor element/substrate mounting structure of mounting a semiconductor element having bumps onto a conductor portion of a substrate via the bumps is characterized in that the bumps are alloyed so as to be integrated to the conductive portion on the substrate, the alloyed portion is formed penetrating through a resin film which is disposed so as to cover the substrate containing conductive portion.

In accordance with the second aspect of the invention, a semiconductor element/substrate mounting structure having the above first feature is characterized in that the substrate is of a flexible type.

In accordance with the third aspect of the invention, a semiconductor element/substrate mounting structure having the above first feature is characterized in that the resin film has characteristics which causes cross-linking at a temperature range within which the bumps and the conductive portion on the substrate become alloyed.

In accordance with the fourth aspect of the invention, a mounting method of a semiconductor element for mounting a semiconductor element having bumps so that the bumps are connected to a conductor portion of a substrate, includes:

a first step of covering a resin film over the substrate together with the conductive portion;

a second step of pressing and heating so that the bumps penetrate through the resin film to come into contact with the conductive portion; and

a third step of pressing and heating so that the bumps and the conductive portion become alloyed between the semiconductor element and the substrate.

In accordance with the fifth aspect of the invention, a mounting method of a semiconductor element having the above fourth feature is characterized in that the substrate is of a flexible type.

In accordance with the sixth aspect of the invention, a mounting method of a semiconductor element having the above fourth feature is characterized in that the resin film has such a characteristic that no cross-linking reaction occurs during the second step and a cross-linking reaction occurs to cure the resin film during the third step.

According to the configuration described above, electrical tests are adapted to have been already carried out before the bumps of the semiconductor element and

the conductive portion of the substrate are alloyed. Therefore, when a semiconductor chip is judged as defective from the tests, only the defective semiconductor chip can be replaced easily so that the substrate itself can be reused. Therefore, it is possible to reduce waste as compared to the conventional configuration thus providing a cost benefit.

Further, since each bump is surrounded by the resin film when an alloy layer is formed by pressing and heating, no phenomenon occurs in which tin plating on the surface of the conductor pattern gathers toward the bumps thereby forming an alloy layer spreading out from the end face of the semiconductor chip, as mentioned as a problem in the prior art. As a result, it is possible to solve the problem of edge leakage which occurred in the conventional configuration.

The above effects are more effective especially for a flexible substrate having flexibility.

BRIEF DESCRIPTION OF THE DRAWINGS

Figs. 1A-1D are diagrams showing procedural steps of mounting a semiconductor element onto a substrate in accordance with a conventional example; Fig. 2 is a sectional view showing a method of mounting a semiconductor element onto a substrate in accordance with another conventional example;

Fig. 3 is a sectional view for illustrating the problems of the conventional example shown in Figs. 1A-1D; and

Figs. 4A-4D are diagrams showing procedural steps of mounting a semiconductor element onto a substrate in accordance with an embodiment of the invention.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

One embodiment of the present invention will hereinafter be described with reference to Figs. 4A-4D. Fig. 4A through 4D are diagram showing procedural steps for illustrating a mounting method of a semiconductor element in accordance with this embodiment. Components having the same functions are allotted with the same reference numerals as those in the conventional example shown in Figs. 1A-1D.

In this embodiment, as shown in Fig. 4A, a semiconductor chip 103 having bumps 102 consisting of gold is mounted onto a flexible substrate 101 with a conductor pattern 100 formed thereon. The insulating material in this flexible substrate 101 is made from polyimide or polyester and conductor pattern 100 is composed of copper. The surface of the copper is plated with tin.

Here, the tin plating of conductor pattern 100 is 0.1-5 μm in thickness, and the height of bump 102 is 5-50 μm .

First, as shown in Fig. 4B, a resin film 1 is applied

onto the surface of conductive pattern 100 and flexible substrate 101. The material of resin film 1 may use epoxy resin, polyester resin, fluororesin, or any combinations of these. More illustratively, for example, anisotropic conductive film 107 used in the conventional example in Fig.2 with conductive particles 106 removed therefrom can be used. The thickness should be at least 10 μm and set greater than the height of bump 102.

Next, as shown in Fig.4C, bumps 102 of semiconductor chip 103 are pressed, while being heated, against conductor pattern 100 on flexible substrate 101 with the resin film 1 in between. This heating temperature is set at a range within which resin film 1 becomes softened but not cured. Here, the heating temperature was set at about 100°C.

Since the surface of bumps 102 as well as the tin-plated surface of conductor pattern 100 has been roughened because of crystal growth during plating, bumps 102 and conductor pattern 100 are brought into contact with each other penetrating resin film 1 during the above pressing and heating process.

When conductor chip 103 and flexible substrate 101 are electrically connected, necessary electrical tests etc. are implemented. At this stage, the final product assembly has not yet been finished, and the tests are implemented with the electrical connections temporarily completed. In this case, once bumps 102 are made into contact with conductor pattern 100, the connected state continues even through semiconductor chip 103 is not pressed against flexible substrate 101. Still, it is preferable to provide a slight pressure in order to ensure the electrical connection. From the result of these tests, if semiconductor chip 103 turns out to be defective, the semiconductor 103 is removed from the flexible substrate 101.

In the conventional configuration, since it is unavoidable that a defective chip be removed after the formation of alloy layer 104 between bumps 102 and conductor pattern 100, conductor pattern 100 is peeled off altogether when the defective chip is forcibly removed, making it impossible to reuse the substrate. In contrast, in accordance with this embodiment, bumps 102 are only put in contact with, but not connected to, conductor pattern 100, it is possible to easily remove only the defective chip without causing high stress in conductor pattern 100 of the flexible substrate.

As a result of the electrical tests, if no problems are found, semiconductor chip 103 and flexible substrate 101 are pressed together whilst being heated so that bumps 102 and conductor pattern 100 form an alloy layer 104, thus completing a reliable chip-substrate connection, as shown in Fig.4D. Here, the conditions of heating and pressing are the same as in the case of Figs.1A-1D. Specifically, this process is performed at a temperature of 280°C to 600°C, and each bump is about 100 μm square and is pressed with a load of 10 to 60 gf.

When the above alloy layer 104 is formed, resin film 1 also becomes cured. In this way, it is necessary to

achieve curing or hardening due to cross-linking in resin film 1 at a high temperature range within which the alloy layer can be formed. Accordingly, a resin film having characteristics of becoming cured at high temperatures is used in this embodiment.

As has been described heretofore, in this embodiment, since the electrical tests are implemented before the previous step shown in Fig.4C, i.e., before forming an alloy layer 104 from bumps 102 of semiconductor chip 103 and conductor pattern 100 of flexible substrate 101, a defective semiconductor chip 103, if found, can be replaced easily so that flexible substrate 101 can be reused. This can reduce waste as compared to the conventional configuration, providing a cost benefit.

Further, because resin film 1 is punched by bumps 102 in the step shown in Fig.4C, bumps 102 have been already covered with resin film 1 in the pressing and heating process for forming an alloy layer shown in Fig.4D. Therefore, no phenomenon occurs in which tin plating on the surface of conductor pattern 100 gathers toward bumps 102 thereby forming an alloy layer spreading out from the end face of semiconductor chip 103, as mentioned as a problem in the prior art. As a result, it is possible to solve the problem of edge leakage which occurred in the conventional configuration.

When a flexible substrate which having flexibility is used as the substrate as in this embodiment, the substrate may be flexed during production or depending upon the use thereof as shown in Fig.3. This caused edge leakage in the conventional configuration. However, according to this embodiment, this problem can be solved, so that this configuration is suitable, especially, for a flexible substrate etc., which has flexibility.

In this embodiment, in place of using an anisotropic conductive film as described in Fig.2, the electrical connection between semiconductor chip 103 and flexible substrate 101 is made by alloy layer 104, so that it is possible to create reliable electrical connection.

Although gold was used as the material for bumps 102 and tin was used for plating the surface of conductor pattern 100 in the above embodiment, it is also possible to use solder as the material for bumps 102 and gold for plating conductor pattern 100 in a variational embodiment. In this case, the height of bumps 102 is set at 5-100 μm , and the thickness of the gold plating on conductive pattern 100 is preferably 0.05 μm or more. As to the temperature at a step corresponding to Fig.4D, 200-350°C is suitable. The pressure is set at the same as in the above embodiment.

Although flexible substrate 101 consisting of insulating material having conductor pattern 100 formed directly thereon is used as the substrate in the above embodiment, a configuration in which an adhesive layer is provided between the substrate and the pattern can be used. The material for the substrate is not limited as to its flexibility, hard substrates made up of organic materials, or ceramic substrates may be used. Materials which can be used as hard substrates include epoxy,

glass epoxy, polytetrafluoroethylene, phenol resins. Materials which can be used as ceramic substrates include alumina, zirconia, silicon nitride and silicon carbide ceramics

As described heretofore according to the invention, when a semiconductor chip is judged as defective from the electrical tests etc., only the defective semiconductor chip can be replaced easily so that the substrate itself onto which a semiconductor chip is to be mounted can be reused. Therefore, it is possible to reduce waste as compared to the conventional configuration, thus providing a cost benefit.

Further, the alloy layer formed by the bumps of the semiconductor chip and the conductor pattern of the substrate will not spread out from the end face of the semiconductor chip so that it is possible to eliminate the conventional problem of edge leak where the alloy layer contacts other areas of the pattern etc., or the end of the semiconductor chip itself.

This invention does not use an anisotropic conductive film, but uses an alloy layer to form electrical connection between the semiconductor chip and the substrate, so that it is possible to create reliable electrical connection.

Claims

1. A semiconductor element/substrate mounting structure of mounting a semiconductor element having bumps onto a conductor portion of a substrate via the bumps, characterized in that the bumps are alloyed so as to be integrated to the conductive portion on the substrate, the alloyed portion is formed penetrating through a resin film which is disposed so as to cover the substrate containing conductive portion.
2. A semiconductor element/substrate mounting structure according to Claim 1, wherein the substrate is of a flexible type.
3. A semiconductor element/substrate mounting structure according to Claim 1, wherein the resin film has characteristics which causes cross-linking at a temperature range within which the bumps and the conductive portion on the substrate become alloyed.
4. A mounting method of a semiconductor element for mounting a semiconductor element having bumps so that the bumps are connected to a conductor portion of a substrate, comprising:
 - a first step of covering a resin film over the substrate together with the conductive portion;
 - a second step of pressing and heating so that the bumps penetrate through the resin film to
- come into contact with the conductive portion, and
- a third step of pressing and heating so that the bumps and the conductive portion become alloyed between the semiconductor element and the substrate
5. A mounting method of a semiconductor element according to Claim 4, wherein the substrate is of a flexible type.
6. A mounting method of a semiconductor element according to Claim 4, wherein the resin film has such a characteristic that no cross-linking reaction occurs during the second step and a cross-linking reaction occurs to cure the resin film during the third step
7. A mounting method according to any of Claims 4 to 6, including electrically testing the semiconductor element between the second and third steps.
8. A mounting method according to Claim 7, wherein said electrical testing is carried out via the contact between at least one of said bumps and the conductor portion.
9. A mounting method according to any of Claims 4 to 8, wherein the temperature to which the resin film is heated is higher in said third step than in said second step.
10. A method of mounting a semiconductor element having electrically conductive contact bumps onto a substrate so as to electrically connect said bumps by alloying to a conductor portion of the substrate, characterized in that before performing a step of alloying the bumps to the conductor portion, said bumps are preliminarily brought into non-alloyed electrical contact with said conductor portion and electrical testing of the semiconductor element is carried out while maintaining said non-alloyed electrical contact.
11. A method of mounting a semiconductor element having electrically conductive contact bumps onto a substrate so as to electrically connect said bumps by alloying to a conductor portion of the substrate, characterized in that the method includes applying a resin film onto a part of the substrate including said conductor portion, and pressing the semiconductor element onto the substrate and heating so that the bumps penetrate through the resin film so as to reach and alloy with the conductor portion.
12. A method according to Claim 11, wherein said bumps are first brought into non-alloyed contact

with the conductor portion, and an alloying step is then carried out.

13. A method according to Claim 12, wherein the resin film is softened during the pressing step so as to facilitate the penetration, and is cured during said alloying step. 5

10

15

20

25

30

35

40

45

50

55

7

FIG. 1A
PRIOR ART




FIG. 1B
PRIOR ART




FIG. 1C
PRIOR ART




FIG. 1D
PRIOR ART




FIG.2
PRIOR ART




FIG.3
PRIOR ART




FIG. 4A




FIG. 4B




FIG. 4C





FIG. 4D



(19)



Europäisches Patentamt

European Patent Office

Office européen des brevets



(11)

EP 0 821 408 A3

(12)

EUROPEAN PATENT APPLICATION

(88) Date of publication A3:
01.12.1999 Bulletin 1999/48

(51) Int Cl.⁶: **H01L 21/60, H01L 21/56**

(43) Date of publication A2:
28.01.1998 Bulletin 1998/05

(21) Application number: **97305608.8**

(22) Date of filing: **25.07.1997**

(84) Designated Contracting States:
**AT BE CH DE DK ES FI FR GB GR IE IT LI LU MC
NL PT SE**
Designated Extension States:
AL LT LV RO SI

(72) Inventor: **Yamamoto, Seiichi**
Kashihara-shi, Nara (JP)

(74) Representative: **Brown, Kenneth Richard et al**
R.G.C. Jenkins & Co.
26 Caxton Street
London SW1H 0RJ (GB)

(30) Priority: **25.07.1996 JP 19647996**


(71) Applicant: **SHARP KABUSHIKI KAISHA**
Osaka-shi, Osaka-fu 545-0013 (JP)

(54) **A structure of mounting a semiconductor element onto a substrate and a mounting method thereof**

(57) A semiconductor element/substrate mounting structure is formed by a first step of covering a resin film (1) over the substrate (101) together with a conductive portion (100); a second step of pressing and heating so

that bumps (102) penetrate through the resin film to come into contact with the conductive portion; and a third step of pressing and heating so that the bumps and the conductive portion become alloyed between the semiconductor element (103) and the substrate.

FIG. 4A



EP 0 821 408 A3

FIG. 4B




FIG. 4C





FIG. 4D





European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 97 30 5608

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.6)
X	ASCHENBRENNER R ET AL: "FLIP CHIP ATTACHMENT USING NON-CONDUCTIVE ADHESIVES AND GOLD BALL BUMPS" INTERNATIONAL JOURNAL OF MICROCIRCUITS AND ELECTRONIC PACKAGING, vol. 18, no. 2, 1 July 1995 (1995-07-01), pages 154-161, XP000522303 ISSN: 1063-1674	1-5, 11	H01L21/60 H01L21/56
A	* figure 4; table 2 *	7-10, 12, 13	
X	PATENT ABSTRACTS OF JAPAN vol. 007, no. 166 (E-188), 21 July 1983 (1983-07-21) & JP 58 073126 A (SEIKOO KEIYOU KOGYO KK), 2 May 1983 (1983-05-02)	1, 4, 11, 12	
A	* abstract *	2, 3, 5-10, 13	
X	EP 0 389 756 A (MATSUSHITA ELECTRIC IND CO LTD) 3 October 1990 (1990-10-03)	1	
A	* the whole document *	2-13	TECHNICAL FIELDS SEARCHED (Int.Cl.6)
P, A	WO 97 17727 A (FORD MOTOR COMPANY) 15 May 1997 (1997-05-15) * page 8, line 3 - page 9, line 17; figures 1, 2 *	1-13	H01L
P, A	PATENT ABSTRACTS OF JAPAN vol. 1997, no. 4, 29 August 1997 (1997-08-29) & JP 09 097816 A (NEC CORP), 8 April 1997 (1997-04-08) * abstract *	1-13	
A	US 5 363 277 A (TANAKA OSAMU) 8 November 1994 (1994-11-08) * the whole document *	1-13	
		-/--	
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 1 October 1999	Examiner Kirkwood, J
CATEGORY OF CITED DOCUMENTS		T: theory or principle underlying the invention E: earlier patent document, but published on, or after the filing date D: document cited in the application L: document cited for other reasons & member of the same patent family, corresponding document	
X: particularly relevant if taken alone Y: particularly relevant if combined with another document of the same category A: technological background O: non-writer disclosure P: intermediate document			

EP 0 821 408 A3 (P4/C11)



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 97 30 5608

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.6)
A	EP 0 388 011 A (TOKYO SHIBAURA ELECTRIC CO) 19 September 1990 (1990-09-19) * the whole document *	1-13	
			TECHNICAL FIELDS SEARCHED (Int.Cl.6)
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 1 October 1999	Examiner Kirkwood, J
<p>CATEGORY OF CITED DOCUMENTS</p> <p>X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document</p> <p>T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons & : member of the same patent family, corresponding document</p>			

EPO FORM 1503 02/92 (P4/C01)

ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.

EP 97 30 5608

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

01-10-1999

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
JP 58073126 A	02-05-1983	NONE	
EP 0389756 A	03-10-1990	DE 69009259 D	07-07-1994
		DE 69009259 T	13-10-1994
		JP 2064494 C	24-06-1996
		JP 3136260 A	11-06-1991
		JP 7048505 B	24-05-1995
		US 5037780 A	06-08-1991
WO 9717727 A	15-05-1997	US 5783867 A	21-07-1998
		EP 0860023 A	26-08-1998
JP 09097816 A	08-04-1997	JP 2770821 B	02-07-1998
		US 5874780 A	23-02-1999
US 5363277 A	08-11-1994	JP 5175280 A	13-07-1993
		DE 4243345 A	24-06-1993
EP 0388011 A	19-09-1990	DE 69022087 D	12-10-1995
		DE 69022087 T	21-03-1996
		JP 2755696 B	20-05-1998
		JP 3108734 A	08-05-1991
		US 5071787 A	10-12-1991

EPO FORM P0459

For more details about this annex see Official Journal of the European Patent Office, No. 12/82